The Perfectus VIP for AXI, AHB, APB provides an efficient algorithm to verify the AMBA based designs by giving the advance techniques including the support for System Verilog assertions. AXI ...
The eMMC 5.0 / SD3.0 Host Controller IP (3MCR) is a highly integrated host controller IP solution that supports three key memory and I/O technologies: 1) SD, 2) SDIO and 3) eMMC memory formats. ...
Philips subsidiary Handshake Solutions has released a clockless multilayer version of the AMBA Advanced High Performance Bus (AHB). The scan testable interconnect IP, unveiled at DATE in Nice, allows ...
The Advanced Microcontroller Bus Architecture (AMBA) is an open System-on-Chip bus protocol for high-performance buses on low-power devices. In this paper, the authors implement a simple model of AMBA ...
This paper describes a modeling project to architect the bus topology and evaluate the read/write traffic patterns for a new multimedia System-On-Chip. Using the selected modeling and simulation ...
The performance of the processors is increasing day-by-day as the technology is advancing. Yet these new processors need to work in interface with both the low speed peripherals as well as high speed ...
Silicon densities, both for ASICs and FPGAs, can now support true systems-on-a-chip (SoCs). This level of design requires busing systems to connect various components ...
A just-released version of the SonicsMX SMART Interconnect from Sonics Inc. adds seamless connection and data-flow services management for intellectual property (IP) cores implemented using the ARM ...
The Digital Blocks DB-eSPI-SPI-MS-AMBA is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting the addition of Enhanced SPI (eSPI) bus transfers to the standard SPI Master/Slave .
Some results have been hidden because they may be inaccessible to you
Show inaccessible results