130GF_PLL_02 is intended for SoC clock generation with support of BFSK modulation up to 4Mbps output data rate. PLL IP block embeds a reference 8MHz/1 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback